Hardware

EasyMediumHard
12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
Question 34
Easy

The Von Neumann architecture relies on system buses to manage the flow of information during the Fetch-Decode-Execute (FDE) cycle.

Complete the table below by writing the correct system bus (Address Bus, Data Bus, or Control Bus) that corresponds to each description.

BusDescription
A bidirectional pathway that transmits the machine-code instructions fetched during the FDE cycle or the operand values written to memory during the Execute phase.
A unidirectional pathway that carries binary memory addresses from the Memory Address Register (MAR) to the address decoder of the main memory.
A pathway that carries command, timing, and status signals (such as read/write lines, clock pulses, and interrupt requests) from the Control Unit to other system components.
[3]

Hardware Questions

  1. GCSE
  2. /Computer Science
  3. /Hardware