Systems architecture

EasyMediumHard
12345678910111213141516171819202122
Question 17
Easy

Five components/buses of a CPU architecture are listed below:

  • A. Current Instruction Register (CIR)
  • B. Memory Data Register (MDR)
  • C. Address Bus
  • D. Control Bus
  • E. Memory Address Register (MAR)

For each row in Table 1, choose the letter (A, B, C, D, or E) that best matches the description. Letters should not be used more than once.

Table 1

DescriptionLetter (A-E)
Holds the instruction currently being decoded and executed.
Transports physical memory addresses from the processor to system memory and input/output controllers.
Temporarily holds any data or instruction fetched from memory, or data waiting to be written to memory.
[3]

Systems architecture Questions

  1. GCSE
  2. /Computer Science
  3. /Systems architecture