e/computer-science/aqa/questions","basePath":"/gcse/computer-science/aqa/systems-architecture/questions","formulaUrl":null,"initialIndex":25,"initialQuestionWindow":[{"id":"83d84955-5e50-4aff-b977-f082c86b2ea2","revisionId":"814f2569-6435-4689-b036-2a8c5b05bef1","questionNumber":null,"questionType":"LA","specification":"A processor utilizing the Von Neumann architecture relies on a series of register-level operations to run programs.","difficulty":3,"difficultyBand":"easy","totalMarks":2,"sourceTitle":null,"calculatorUse":null,"parts":[{"id":"0348e8d7-96ae-4c4a-b52d-0060b4fbdfba","label":"a","content":"Describe the specific role of the **Program Counter (PC)** during the Fetch stage.","markscheme":"- The Program Counter (PC) holds the memory address of the next instruction to be fetched, and is incremented (by 1) to point to the next instruction. B1","marks":1,"order":0,"markingRubric":null,"explanation":null,"options":[]},{"id":"01698994-7328-4e54-b029-63bd2e53b113","label":"b","content":"Describe the specific role of the **Memory Address Register (MAR)** during the Fetch stage.","markscheme":"- The Memory Address Register (MAR) receives the address of the next instruction from the PC (via the address bus) so that it can be retrieved from main memory. B1","marks":1,"order":1,"markingRubric":null,"explanation":null,"options":[]}],"options":[],"explanation":null,"firstAttemptFullMarks":null},{"id":"9408d4aa-b9be-4859-90cd-05f44e326cad","revisionId":"8a554834-eb3a-4d5c-85aa-7113e2da57ef","questionNumber":null,"questionType":"LA","specification":"","difficulty":4,"difficultyBand":"easy","totalMarks":3,"sourceTitle":null,"calculatorUse":null,"parts":[{"id":"5502dba6-2725-4a16-8757-d13d8cd4663c","label":null,"content":"Describe the role of each of the following internal components of a CPU:\n\n* **Control Unit (CU)**\n* **Current Instruction Register (CIR)**\n* **Accumulator (ACC)**","markscheme":"- **Control Unit (CU)**: Decodes instructions and/or coordinates the activities of the CPU by sending control signals to other registers and components. B1\n- **Current Instruction Register (CIR)**: Holds the instruction currently being decoded and executed (split into opcode and operand). B1\n- **Accumulator (ACC)**: Temporarily stores the immediate results of calculations or logical operations performed by the ALU. B1","marks":3,"order":0,"markingRubric":null,"explanation":null,"options":[]}],"options":[],"explanation":null,"firstAttemptFullMarks":null},{"id":"9c8a293e-201c-4e8b-bb52-61e35d1a04e7","revisionId":"7fe5142c-71a3-4016-b6fb-9a883e51b9cf","questionNumber":null,"questionType":"LA","specification":"**Figure 1** shows a cyclic diagram representing the main stages of the CPU instruction cycle.\n\n![A sequential CPU cycle diagram showing three blocks in a loop: Block 1 is labeled 'Fetch', Block 2 is labeled with a question mark '?', and Block 3 is labeled 'Execute'. Arrows connect 'Fetch' to '?', '?' to 'Execute', and 'Execute' back to 'Fetch'.](https://assets.mathsgenie.co.uk/aqa-qb/8cd07555-3963-49c7-b636-cb0d3e176ba5.png)","difficulty":2,"difficultyBand":"easy","totalMarks":1,"sourceTitle":null,"calculatorUse":null,"parts":[{"id":"7f52d6d8-dbb0-4e9c-824b-fbcc24de6ff9","label":null,"content":"State the name of the missing stage represented by the question mark (**?**) in **Figure 1**.","markscheme":"- Identifies the missing stage as **Decode** (or **Decoding**) B1","marks":1,"order":0,"markingRubric":null,"explanation":null,"options":[]}],"options":[],"explanation":null,"firstAttemptFullMarks":null}],"subjectCode":"gcse_computer_science__aqa","summaries":[{"id":"04c1e9b2-cf68-4c19-82a1-523290b4fd3b","difficultyBand":"easy","calculatorUse":null},{"id":"08c607e9-617a-4765-a4c0-c1135e9732ef","difficultyBand":"medium","calculatorUse":null},{"id":"092ac1ef-7775-4ee2-a5d3-f7f3531fe4f2","difficultyBand":"hard","calculatorUse":null},{"id":"0ee69e95-ff2f-49ee-9af4-7667c0e01b3a","difficultyBand":"easy","calculatorUse":null},{"id":"134ae60e-ee12-

Systems architecture

Question 13

Systems architecture Questions

Systems architecture

Question 13

Systems architecture Questions