Skip to content

Course home

Architecture of the CPU

Architecture of the CPU

EasyMedium
12345
Question 1
43%

During the fetch stage of the Fetch-Decode-Execute cycle, the CPU prepares to process the next instruction.

Describe the precise sequence of events that involves the Program Counter (PC) and the Memory Address Register (MAR) during this stage.

[2]
Markscheme

Architecture of the CPU Questions

  1. GCSE
  2. /Computer Science
  3. /Architecture of the CPU

12 exam-style questions on OCR GCSE Computer Science Architecture of the CPU. Each one has a worked solution and a mark scheme showing where the marks go.

Question bank