Skip to content
MathsGenie logo
Open app

Course home

  1. A Level
  2. Physics AQA
  3. Question bank

Digital signal processing (A-level only)

MediumHard
1
Question 1
a.

A 4-bit binary counter has a clock input pin CK, an active-high reset pin R, and output pins A, B, C, and D, where A is the least significant bit. State the type of 2-input logic gate and the counter outputs to which its inputs must be connected so that the circuit functions as a modulo-6 counter.

[2]
b.

Table 1 shows how the values of the controller inputs CBA control the logic level applied to each of the segments a to g during the counting cycle of a modulo-6 counter.

Table 1

Logic inputsLogic outputs
CBAabcdefg
0001011010
0010101111
0101110000
0110011100
1001011001
1010100001

One of the logic outputs a to g is controlled by a single NOT gate connected to one of the inputs A, B, or C. State the input that is used and the segment that this NOT gate controls.

[2]
c.

XXX represents one of the logic outputs. The Boolean expression for this output is:

X=(A⋅B‾)+C X = (A \cdot \overline{B}) + C X=(A⋅B)+C

Identify which of the logic outputs a to g is controlled by this function.

[2]
d.

YYY represents another of the logic outputs. The Boolean expression for this output is:

Y=(A‾⋅B)‾⋅(B‾+C‾) Y = \overline{(\overline{A} \cdot B)} \cdot (\overline{B} + \overline{C}) Y=(A⋅B)​⋅(B+C)

Explain the configuration of logic gates (NOT, AND, NAND, OR) needed to construct a circuit representing this expression, tracing the signal path from inputs A, B, and C to output YYY.

[4]

Digital signal processing (A-level only) Questions

  1. A Level
  2. /Physics
  3. /Digital signal processing (A-level only)