33:I[196793,["/_next/static/chunks/1xyh1u_ku6jw-.js?dpl=nogit-1791882788","/_next/static/chunks/2_6olli-sutu3.js?dpl=nogit-1791882788","/_next/static/chunks/1qp4g--o6-1vf.js?dpl=nogit-1791882788","/_next/static/chunks/0psy-n5us57a4.js?dpl=nogit-1791882788","/_next/static/chunks/3mz725-y91ph6.js?dpl=nogit-1791882788","/_next/static/chunks/2x_dbpl3b_l2r.js?dpl=nogit-1791882788","/_next/static/chunks/0nojijad0occ8.js?dpl=nogit-1791882788","/_next/static/chunks/19ua1o9n5v3ho.js?dpl=nogit-1791882788","/_next/static/chunks/0zkcxwtbsqliz.js?dpl=nogit-1791882788","/_next/static/chunks/3yfg2hrj9oxbd.js?dpl=nogit-1791882788","/_next/static/chunks/35s1d7gs3nyqk.js?dpl=nogit-1791882788","/_next/static/chunks/38w1x0vrld4-w.js?dpl=nogit-1791882788","/_next/static/chunks/3jpl-42mbad5n.js?dpl=nogit-1791882788","/_next/static/chunks/3kzt2piec6aoa.js?dpl=nogit-1791882788","/_next/static/chunks/2lsi6eli88uwt.js?dpl=nogit-1791882788","/_next/static/chunks/2os7nxouq91eq.js?dpl=nogit-1791882788","/_next/static/chunks/3ml3vooxhiupb.js?dpl=nogit-1791882788","/_next/static/chunks/04zr-wqafvwoa.js?dpl=nogit-1791882788","/_next/static/chunks/36r9y5g_s4k64.js?dpl=nogit-1791882788","/_next/static/chunks/40lyu17d590zu.js?dpl=nogit-1791882788","/_next/static/chunks/2g-t2n9ahs3tn.js?dpl=nogit-1791882788","/_next/static/chunks/2mv9l1xl_aa4j.js?dpl=nogit-1791882788","/_next/static/chunks/44w2c3xxfw4wd.js?dpl=nogit-1791882788","/_next/static/chunks/16jtsbm2g52s0.js?dpl=nogit-1791882788","/_next/static/chunks/05mo4k9k-ry1n.js?dpl=nogit-1791882788","/_next/static/chunks/0v4byuex1x38h.js?dpl=nogit-1791882788","/_next/static/chunks/2eanemqjnv2vr.js?dpl=nogit-1791882788","/_next/static/chunks/2f3ohq_f1uov2.js?dpl=nogit-1791882788","/_next/static/chunks/0llqhg6-bxn_b.js?dpl=nogit-1791882788","/_next/static/chunks/2dx-vzwyw9a3g.js?dpl=nogit-1791882788","/_next/static/chunks/0qeo40bqomvxa.js?dpl=nogit-1791882788","/_next/static/chunks/1ku-vdy4ggo41.js?dpl=nogit-1791882788","/_next/static/chunks/1coblm1-go81_.js?dpl=nogit-1791882788","/_next/static/chunks/27ftpb6yvr6lz.js?dpl=nogit-1791882788","/_next/static/chunks/0k-y_4mcfub-p.js?dpl=nogit-1791882788","/_next/static/chunks/1o4x0l2qh0ta-.js?dpl=nogit-1791882788","/_next/static/chunks/3it1o0ex-l5qz.js?dpl=nogit-1791882788","/_next/static/chunks/2gqripb6ybmw9.js?dpl=nogit-1791882788","/_next/static/chunks/2l63yczi1z2qz.js?dpl=nogit-1791882788","/_next/static/chunks/075i0tnxt4not.js?dpl=nogit-1791882788","/_next/static/chunks/1eyu-5752jh17.js?dpl=nogit-1791882788","/_next/static/chunks/1of_-ow2iz1cj.js?dpl=nogit-1791882788","/_next/static/chunks/3ybwgs28on6c8.js?dpl=nogit-1791882788","/_next/static/chunks/13gj59kzq50t_.js?dpl=nogit-1791882788","/_next/static/chunks/1986062z5zb0v.js?dpl=nogit-1791882788","/_next/static/chunks/0uitbylhcd4am.js?dpl=nogit-1791882788","/_next/static/chunks/0wv8cpdr6cvhr.js?dpl=nogit-1791882788","/_next/static/chunks/06b61oz__qen3.js?dpl=nogit-1791882788","/_next/static/chunks/0a4x2f2g83l7b.js?dpl=nogit-1791882788","/_next/static/chunks/1lsxkfxy262n-.js?dpl=nogit-1791882788","/_next/static/chunks/3q5gc8lbwr4b4.js?dpl=nogit-1791882788","/_next/static/chunks/0dspbdeiizrn3.js?dpl=nogit-1791882788","/_next/static/chunks/2yss1g0cimuwe.js?dpl=nogit-1791882788","/_next/static/chunks/0e7v08pdxbxe2.js?dpl=nogit-1791882788","/_next/static/chunks/36nndwkz7iik3.js?dpl=nogit-1791882788","/_next/static/chunks/0zg1om_k0m5zv.js?dpl=nogit-1791882788","/_next/static/chunks/2fnth9-t6i7kd.js?dpl=nogit-1791882788","/_next/static/chunks/24srd-xd1m5z8.js?dpl=nogit-1791882788","/_next/static/chunks/0a57o9qvnv-nb.js?dpl=nogit-1791882788","/_next/static/chunks/41hx021qkamew.js?dpl=nogit-1791882788","/_next/static/chunks/1ksyn9m68446d.js?dpl=nogit-1791882788"],"Gingerbread"] 35:I[647935,["/_next/static/chunks/1xyh1u_ku6jw-.js?dpl=nogit-1791882788","/_next/static/chunks/2_6olli-sutu3.js?dpl=nogit-1791882788","/_next/static/chunks/1qp4g--o6-1vf.js?dpl=nogit-1791882788","/_next/static/chunks/0psy-n5us57a4.js?dpl=nogit-1791882788","/_next/static/chunks/3mz725-y91ph6.js?dpl=nogit-1791882788","/_next/static/chunks/2x_dbpl3b_l2r.js?dpl=nogit-1791882788","/_next/static/chunks/0nojijad0occ8.js?dpl=nogit-1791882788","/_next/static/chunks/19ua1o9n5v3ho.js?dpl=nogit-1791882788","/_next/static/chunks/0zkcxwtbsqliz.js?dpl=nogit-1791882788","/_next/static/chunks/3yfg2hrj9oxbd.js?dpl=nogit-1791882788","/_next/static/chunks/35s1d7gs3nyqk.js?dpl=nogit-1791882788","/_next/static/chunks/38w1x0vrld4-w.js?dpl=nogit-1791882788","/_next/static/chunks/3jpl-42mbad5n.js?dpl=nogit-1791882788","/_next/static/chunks/3kzt2piec6aoa.js?dpl=nogit-1791882788","/_next/static/chunks/2lsi6eli88uwt.js?dpl=nogit-1791882788","/_next/static/chunks/2os7nxouq91eq.js?dpl=nogit-1791882788","/_next/static/chunks/3ml3vooxhiupb.js?dpl=nogit-1791882788","/_next/static/chunks/04zr-wqafvwoa.js?dpl=nogit-1791882788","/_next/static/chunks/36r9y5g_s4k64.js?dpl=nogit-1791882788","/_next/static/chunks/40lyu17d590zu.js?dpl=nogit-1791882788","/_next/static/chunks/2g-t2n9ahs3tn.js?dpl=nogit-1791882788","/_next/static/chunks/2mv9l1xl_aa4j.js?dpl=nogit-1791882788","/_next/static/chunks/44w2c3xxfw4wd.js?dpl=nogit-1791882788","/_next/static/chunks/16jtsbm2g52s0.js?dpl=nogit-1791882788","/_next/static/chunks/05mo4k9k-ry1n.js?dpl=nogit-1791882788","/_next/static/chunks/0v4byuex1x38h.js?dpl=nogit-1791882788","/_next/static/chunks/2eanemqjnv2vr.js?dpl=nogit-1791882788","/_next/static/chunks/2f3ohq_f1uov2.js?dpl=nogit-1791882788","/_next/static/chunks/0llqhg6-bxn_b.js?dpl=nogit-1791882788","/_next/static/chunks/2dx-vzwyw9a3g.js?dpl=nogit-1791882788","/_next/static/chunks/0qeo40bqomvxa.js?dpl=nogit-1791882788","/_next/static/chunks/1ku-vdy4ggo41.js?dpl=nogit-1791882788","/_next/static/chunks/1coblm1-go81_.js?dpl=nogit-1791882788","/_next/static/chunks/27ftpb6yvr6lz.js?dpl=nogit-1791882788","/_next/static/chunks/0k-y_4mcfub-p.js?dpl=nogit-1791882788","/_next/static/chunks/1o4x0l2qh0ta-.js?dpl=nogit-1791882788","/_next/static/chunks/3it1o0ex-l5qz.js?dpl=nogit-1791882788","/_next/static/chunks/2gqripb6ybmw9.js?dpl=nogit-1791882788","/_next/static/chunks/2l63yczi1z2qz.js?dpl=nogit-1791882788","/_next/static/chunks/075i0tnxt4not.js?dpl=nogit-1791882788","/_next/static/chunks/1eyu-5752jh17.js?dpl=nogit-1791882788","/_next/static/chunks/1of_-ow2iz1cj.js?dpl=nogit-1791882788","/_next/static/chunks/3ybwgs28on6c8.js?dpl=nogit-1791882788","/_next/static/chunks/13gj59kzq50t_.js?dpl=nogit-1791882788","/_next/static/chunks/1986062z5zb0v.js?dpl=nogit-1791882788","/_next/static/chunks/0uitbylhcd4am.js?dpl=nogit-1791882788","/_next/static/chunks/0wv8cpdr6cvhr.js?dpl=nogit-1791882788","/_next/static/chunks/06b61oz__qen3.js?dpl=nogit-1791882788","/_next/static/chunks/0a4x2f2g83l7b.js?dpl=nogit-1791882788","/_next/static/chunks/1lsxkfxy262n-.js?dpl=nogit-1791882788","/_next/static/chunks/3q5gc8lbwr4b4.js?dpl=nogit-1791882788","/_next/static/chunks/0dspbdeiizrn3.js?dpl=nogit-1791882788","/_next/static/chunks/2yss1g0cimuwe.js?dpl=nogit-1791882788","/_next/static/chunks/0e7v08pdxbxe2.js?dpl=nogit-1791882788","/_next/static/chunks/36nndwkz7iik3.js?dpl=nogit-1791882788","/_next/static/chunks/0zg1om_k0m5zv.js?dpl=nogit-1791882788","/_next/static/chunks/2fnth9-t6i7kd.js?dpl=nogit-1791882788","/_next/static/chunks/24srd-xd1m5z8.js?dpl=nogit-1791882788","/_next/static/chunks/0a57o9qvnv-nb.js?dpl=nogit-1791882788","/_next/static/chunks/41hx021qkamew.js?dpl=nogit-1791882788","/_next/static/chunks/1ksyn9m68446d.js?dpl=nogit-1791882788"],"RecordResourceResume"] 36:I[830476,["/_next/static/chunks/1xyh1u_ku6jw-.js?dpl=nogit-1791882788","/_next/static/chunks/2_6olli-sutu3.js?dpl=nogit-1791882788","/_next/static/chunks/1qp4g--o6-1vf.js?dpl=nogit-1791882788","/_next/static/chunks/0psy-n5us57a4.js?dpl=nogit-1791882788","/_next/static/chunks/3mz725-y91ph6.js?dpl=nogit-1791882788","/_next/static/chunks/2x_dbpl3b_l2r.js?dpl=nogit-1791882788","/_next/static/chunks/0nojijad0occ8.js?dpl=nogit-1791882788","/_next/static/chunks/19ua1o9n5v3ho.js?dpl=nogit-1791882788","/_next/static/chunks/0zkcxwtbsqliz.js?dpl=nogit-1791882788","/_next/static/chunks/3yfg2hrj9oxbd.js?dpl=nogit-1791882788","/_next/static/chunks/35s1d7gs3nyqk.js?dpl=nogit-1791882788","/_next/static/chunks/38w1x0vrld4-w.js?dpl=nogit-1791882788","/_next/static/chunks/3jpl-42mbad5n.js?dpl=nogit-1791882788","/_next/static/chunks/3kzt2piec6aoa.js?dpl=nogit-1791882788","/_next/static/chunks/2lsi6eli88uwt.js?dpl=nogit-1791882788","/_next/static/chunks/2os7nxouq91eq.js?dpl=nogit-1791882788","/_next/static/chunks/3ml3vooxhiupb.js?dpl=nogit-1791882788","/_next/static/chunks/04zr-wqafvwoa.js?dpl=nogit-1791882788","/_next/static/chunks/36r9y5g_s4k64.js?dpl=nogit-1791882788","/_next/static/chunks/40lyu17d590zu.js?dpl=nogit-1791882788","/_next/static/chunks/2g-t2n9ahs3tn.js?dpl=nogit-1791882788","/_next/static/chunks/2mv9l1xl_aa4j.js?dpl=nogit-1791882788","/_next/static/chunks/44w2c3xxfw4wd.js?dpl=nogit-1791882788","/_next/static/chunks/16jtsbm2g52s0.js?dpl=nogit-1791882788","/_next/static/chunks/05mo4k9k-ry1n.js?dpl=nogit-1791882788","/_next/static/chunks/0v4byuex1x38h.js?dpl=nogit-1791882788","/_next/static/chunks/2eanemqjnv2vr.js?dpl=nogit-1791882788","/_next/static/chunks/2f3ohq_f1uov2.js?dpl=nogit-1791882788","/_next/static/chunks/0llqhg6-bxn_b.js?dpl=nogit-1791882788","/_next/static/chunks/2dx-vzwyw9a3g.js?dpl=nogit-1791882788","/_next/static/chunks/0qeo40bqomvxa.js?dpl=nogit-1791882788","/_next/static/chunks/1ku-vdy4ggo41.js?dpl=nogit-1791882788","/_next/static/chunks/1coblm1-go81_.js?dpl=nogit-1791882788","/_next/static/chunks/27ftpb6yvr6lz.js?dpl=nogit-1791882788","/_next/static/chunks/0k-y_4mcfub-p.js?dpl=nogit-1791882788","/_next/static/chunks/1o4x0l2qh0ta-.js?dpl=nogit-1791882788","/_next/static/chunks/3it1o0ex-l5qz.js?dpl=nogit-1791882788","/_next/static/chunks/2gqripb6ybmw9.js?dpl=nogit-1791882788","/_next/static/chunks/2l63yczi1z2qz.js?dpl=nogit-1791882788","/_next/static/chunks/075i0tnxt4not.js?dpl=nogit-1791882788","/_next/static/chunks/1eyu-5752jh17.js?dpl=nogit-1791882788","/_next/static/chunks/1of_-ow2iz1cj.js?dpl=nogit-1791882788","/_next/static/chunks/3ybwgs28on6c8.js?dpl=nogit-1791882788","/_next/static/chunks/13gj59kzq50t_.js?dpl=nogit-1791882788","/_next/static/chunks/1986062z5zb0v.js?dpl=nogit-1791882788","/_next/static/chunks/0uitbylhcd4am.js?dpl=nogit-1791882788","/_next/static/chunks/0wv8cpdr6cvhr.js?dpl=nogit-1791882788","/_next/static/chunks/06b61oz__qen3.js?dpl=nogit-1791882788","/_next/static/chunks/0a4x2f2g83l7b.js?dpl=nogit-1791882788","/_next/static/chunks/1lsxkfxy262n-.js?dpl=nogit-1791882788","/_next/static/chunks/3q5gc8lbwr4b4.js?dpl=nogit-1791882788","/_next/static/chunks/0dspbdeiizrn3.js?dpl=nogit-1791882788","/_next/static/chunks/2yss1g0cimuwe.js?dpl=nogit-1791882788","/_next/static/chunks/0e7v08pdxbxe2.js?dpl=nogit-1791882788","/_next/static/chunks/36nndwkz7iik3.js?dpl=nogit-1791882788","/_next/static/chunks/0zg1om_k0m5zv.js?dpl=nogit-1791882788","/_next/static/chunks/2fnth9-t6i7kd.js?dpl=nogit-1791882788","/_next/static/chunks/24srd-xd1m5z8.js?dpl=nogit-1791882788","/_next/static/chunks/0a57o9qvnv-nb.js?dpl=nogit-1791882788","/_next/static/chunks/41hx021qkamew.js?dpl=nogit-1791882788","/_next/static/chunks/1ksyn9m68446d.js?dpl=nogit-1791882788"],"FlashcardAccessBranch"] 37:I[315438,["/_next/static/chunks/1xyh1u_ku6jw-.js?dpl=nogit-1791882788","/_next/static/chunks/2_6olli-sutu3.js?dpl=nogit-1791882788","/_next/static/chunks/1qp4g--o6-1vf.js?dpl=nogit-1791882788","/_next/static/chunks/0psy-n5us57a4.js?dpl=nogit-1791882788","/_next/static/chunks/3mz725-y91ph6.js?dpl=nogit-1791882788","/_next/static/chunks/2x_dbpl3b_l2r.js?dpl=nogit-1791882788","/_next/static/chunks/0nojijad0occ8.js?dpl=nogit-1791882788","/_next/static/chunks/19ua1o9n5v3ho.js?dpl=nogit-1791882788","/_next/static/chunks/0zkcxwtbsqliz.js?dpl=nogit-1791882788","/_next/static/chunks/3yfg2hrj9oxbd.js?dpl=nogit-1791882788","/_next/static/chunks/35s1d7gs3nyqk.js?dpl=nogit-1791882788","/_next/static/chunks/38w1x0vrld4-w.js?dpl=nogit-1791882788","/_next/static/chunks/3jpl-42mbad5n.js?dpl=nogit-1791882788","/_next/static/chunks/3kzt2piec6aoa.js?dpl=nogit-1791882788","/_next/static/chunks/2lsi6eli88uwt.js?dpl=nogit-1791882788","/_next/static/chunks/2os7nxouq91eq.js?dpl=nogit-1791882788","/_next/static/chunks/3ml3vooxhiupb.js?dpl=nogit-1791882788","/_next/static/chunks/04zr-wqafvwoa.js?dpl=nogit-1791882788","/_next/static/chunks/36r9y5g_s4k64.js?dpl=nogit-1791882788","/_next/static/chunks/40lyu17d590zu.js?dpl=nogit-1791882788","/_next/static/chunks/2g-t2n9ahs3tn.js?dpl=nogit-1791882788","/_next/static/chunks/2mv9l1xl_aa4j.js?dpl=nogit-1791882788","/_next/static/chunks/44w2c3xxfw4wd.js?dpl=nogit-1791882788","/_next/static/chunks/16jtsbm2g52s0.js?dpl=nogit-1791882788","/_next/static/chunks/05mo4k9k-ry1n.js?dpl=nogit-1791882788","/_next/static/chunks/0v4byuex1x38h.js?dpl=nogit-1791882788","/_next/static/chunks/2eanemqjnv2vr.js?dpl=nogit-1791882788","/_next/static/chunks/2f3ohq_f1uov2.js?dpl=nogit-1791882788","/_next/static/chunks/0llqhg6-bxn_b.js?dpl=nogit-1791882788","/_next/static/chunks/2dx-vzwyw9a3g.js?dpl=nogit-1791882788","/_next/static/chunks/0qeo40bqomvxa.js?dpl=nogit-1791882788","/_next/static/chunks/1ku-vdy4ggo41.js?dpl=nogit-1791882788","/_next/static/chunks/1coblm1-go81_.js?dpl=nogit-1791882788","/_next/static/chunks/27ftpb6yvr6lz.js?dpl=nogit-1791882788","/_next/static/chunks/0k-y_4mcfub-p.js?dpl=nogit-1791882788","/_next/static/chunks/1o4x0l2qh0ta-.js?dpl=nogit-1791882788","/_next/static/chunks/3it1o0ex-l5qz.js?dpl=nogit-1791882788","/_next/static/chunks/2gqripb6ybmw9.js?dpl=nogit-1791882788","/_next/static/chunks/2l63yczi1z2qz.js?dpl=nogit-1791882788","/_next/static/chunks/075i0tnxt4not.js?dpl=nogit-1791882788","/_next/static/chunks/1eyu-5752jh17.js?dpl=nogit-1791882788","/_next/static/chunks/1of_-ow2iz1cj.js?dpl=nogit-1791882788","/_next/static/chunks/3ybwgs28on6c8.js?dpl=nogit-1791882788","/_next/static/chunks/13gj59kzq50t_.js?dpl=nogit-1791882788","/_next/static/chunks/1986062z5zb0v.js?dpl=nogit-1791882788","/_next/static/chunks/0uitbylhcd4am.js?dpl=nogit-1791882788","/_next/static/chunks/0wv8cpdr6cvhr.js?dpl=nogit-1791882788","/_next/static/chunks/06b61oz__qen3.js?dpl=nogit-1791882788","/_next/static/chunks/0a4x2f2g83l7b.js?dpl=nogit-1791882788","/_next/static/chunks/1lsxkfxy262n-.js?dpl=nogit-1791882788","/_next/static/chunks/3q5gc8lbwr4b4.js?dpl=nogit-1791882788","/_next/static/chunks/0dspbdeiizrn3.js?dpl=nogit-1791882788","/_next/static/chunks/2yss1g0cimuwe.js?dpl=nogit-1791882788","/_next/static/chunks/0e7v08pdxbxe2.js?dpl=nogit-1791882788","/_next/static/chunks/36nndwkz7iik3.js?dpl=nogit-1791882788","/_next/static/chunks/0zg1om_k0m5zv.js?dpl=nogit-1791882788","/_next/static/chunks/2fnth9-t6i7kd.js?dpl=nogit-1791882788","/_next/static/chunks/24srd-xd1m5z8.js?dpl=nogit-1791882788","/_next/static/chunks/0a57o9qvnv-nb.js?dpl=nogit-1791882788","/_next/static/chunks/41hx021qkamew.js?dpl=nogit-1791882788","/_next/static/chunks/1ksyn9m68446d.js?dpl=nogit-1791882788"],"TopicFlashcardRunner"] 24:[["$","$L33",null,{"feature":"flashcards"}],"$L34",["$","$L35",null,{"href":"/gcse/computer-science/ocr/cpu-performance/flashcards","label":"CPU performance","subjectCode":"gcse_computer_science__ocr","surface":"flashcards"}],["$","$L36",null,{"runner":["$","div",null,{"className":"min-h-0 flex-1 overflow-hidden bg-background","children":["$","$L37",null,{"decks":[{"id":"5d8d0759-3bb0-472e-8f34-6bb55707d83b","title":"CPU performance Flashcards","topicId":"ea0a0716-af63-528a-88de-2460eb2ada7d","topicSlug":"cpu-performance","cards":[{"id":"10b0d5d2-227b-4aa3-956e-d44a36c60403","cardType":"basic","points":1,"front":"What does the CPU do so programs can run?","back":"It executes instructions.","mcqOptions":[{"text":"It executes instructions.","correct":true,"explanation":"The CPU executes the instructions in a program, carrying out the operations they specify so that the program can run."},{"text":"It stores instructions.","correct":false,"explanation":"Storage devices and memory hold instructions, but the CPU carries them out. The correct answer is that it executes instructions so programs can run."},{"text":"It displays instructions.","correct":false,"explanation":"The screen displays output rather than carrying out program instructions. The CPU executes instructions, performing the operations needed for the program to run."},{"text":"It deletes instructions.","correct":false,"explanation":"Deleting instructions would prevent a program from running, whereas the CPU executes them. Execution means carrying out each operation specified by the program."}]},{"id":"a72dc925-6d1d-4ef4-945b-a060daf18020","cardType":"cloze","points":null,"front":"The CPU repeatedly uses the [ ] cycle to run instructions.","back":"The CPU repeatedly uses the fetch-decode-execute cycle to run instructions.","mcqOptions":[{"text":"fetch-decode-execute","correct":true,"explanation":"The fetch-decode-execute cycle describes how the CPU repeatedly fetches an instruction, decodes what it means, and executes the required operation."},{"text":"instruction cycle","correct":false,"explanation":"This is a general description rather than the specific three-stage cycle expected here. The correct term is fetch-decode-execute, covering fetching, decoding, and execution."},{"text":"fetch-execute-decode","correct":false,"explanation":"The stages are in the wrong order: the CPU must decode an instruction before executing it. The correct sequence is fetch-decode-execute."},{"text":"input-process-output","correct":false,"explanation":"Input-process-output describes a broader computing model, not the CPU instruction cycle. The CPU uses fetch-decode-execute to handle each instruction."}]},{"id":"0bd675fd-f6b7-4049-95f8-e2fab962e835","cardType":"cloze","points":null,"front":"CPU performance means how quickly the CPU processes [ ], such as running programs or calculations.","back":"CPU performance means how quickly the CPU processes useful work, such as running programs or calculations.","mcqOptions":[{"text":"useful work","correct":true,"explanation":"CPU performance describes how quickly a processor completes useful work, including running programs and carrying out calculations."},{"text":"data","correct":false,"explanation":"A CPU processes data, but performance is normally judged by how quickly it completes useful work, such as running programs or calculations."},{"text":"instructions","correct":false,"explanation":"Instructions are what the CPU executes, but the definition focuses on the useful work completed, not simply the instructions themselves."},{"text":"clock cycles","correct":false,"explanation":"Clock cycles provide timing opportunities for processing, but they are not the work being measured. CPU performance concerns how quickly useful work is completed."}]},{"id":"5a0b960b-924f-4e13-b032-e2129e7bce70","cardType":"basic","points":3,"front":"Which three CPU characteristics commonly affect performance?","back":"

Clock speed
Cache size
Number of cores

","mcqOptions":[{"text":"

Clock speed
Cache size
Number of cores

","correct":true,"explanation":"Clock speed determines cycles per second, cache provides faster access to frequently needed data, and multiple cores can process tasks simultaneously. Together, these commonly affect CPU performance."},{"text":"

RAM size
Storage capacity
Screen resolution

","correct":false,"explanation":"These are computer-system characteristics, but they are not the three CPU characteristics listed here. The expected factors are clock speed, cache size, and number of cores."},{"text":"

GPU speed
RAM speed
Storage type

","correct":false,"explanation":"These components can affect overall system performance, but they are not the requested CPU characteristics. The correct three are clock speed, cache size, and number of cores."},{"text":"

Monitor size
Keyboard layout
Network bandwidth

","correct":false,"explanation":"These features may affect usability or networking, not the CPU's own performance characteristics. The relevant CPU factors are clock speed, cache size, and number of cores."}]},{"id":"cea166ff-5062-4889-b269-4c13659e10bb","cardType":"cloze","points":null,"front":"Clock speed is measured in [ ]; 1 GHz means [ ].","back":"Clock speed is measured in hertz (Hz); 1 GHz means 1 billion cycles per second.","mcqOptions":[{"text":"Clock speed is measured in hertz (Hz); 1 GHz means 1 billion cycles per second.","correct":true,"explanation":"Hertz measures cycles per second, and the prefix giga means one billion. Therefore, 1 GHz represents 1 billion cycles each second."},{"text":"Clock speed is measured in gigahertz (GHz); 1 GHz means 1 million cycles per second.","correct":false,"explanation":"Gigahertz is a commonly used unit, but the definition is based on hertz, and giga means one billion rather than one million. The correct statement gives both precisely."},{"text":"Clock speed is measured in hertz (Hz); 1 GHz means 1 thousand cycles per second.","correct":false,"explanation":"The unit is correct, but kilo represents one thousand, not giga. The prefix giga means one billion, so the correct value is 1 billion cycles per second."},{"text":"Clock speed is measured in bytes (B); 1 GHz means 1 billion bytes per second.","correct":false,"explanation":"Bytes measure data storage or transfer, not clock frequency. Clock speed is measured in hertz, and 1 GHz means 1 billion cycles per second."}]},{"id":"33a59568-a3f9-40f2-9d7b-047be86c3f0f","cardType":"basic","points":2,"front":"Why can a higher clock speed improve CPU performance?","back":"More clock cycles per second are available for processing instructions.","mcqOptions":[{"text":"More clock cycles per second are available for processing instructions.","correct":true,"explanation":"A higher clock speed means the CPU completes more clock cycles each second, providing more timing opportunities to process instructions."},{"text":"More instructions per cycle are available for processing instructions.","correct":false,"explanation":"A faster clock increases the number of cycles per second, not necessarily the instructions completed in each cycle. The correct answer refers to more clock cycles per second."},{"text":"More clock cycles per minute are available for processing instructions.","correct":false,"explanation":"Although the CPU also has more cycles per minute, clock speed is defined per second and the expected performance explanation uses that unit. More cycles per second are available."},{"text":"More memory locations are available for processing instructions.","correct":false,"explanation":"Clock speed does not increase the number of memory locations. It increases the number of clock cycles per second available for processing instructions."}]},{"id":"b3c612e2-9179-4fb6-a8a1-db9cd1558286","cardType":"basic","points":2,"front":"Two identical CPUs run at 2.4 GHz and 3.6 GHz. How many times more cycles does 3.6 GHz have?","back":"1.5×, so 50% more cycles per second.","mcqOptions":[{"text":"1.5×, so 50% more cycles per second.","correct":true,"explanation":"Comparing the clock speeds gives $3.6 \\div 2.4 = 1.5$. Therefore, the faster CPU has 1.5 times as many cycles, which is 50% more."},{"text":"1.2×, so 20% more cycles per second.","correct":false,"explanation":"This treats the difference as too small. Dividing 3.6 GHz by 2.4 GHz gives 1.5, meaning 50% more cycles per second."},{"text":"2×, so 100% more cycles per second.","correct":false,"explanation":"Doubling would require the faster CPU to run at 4.8 GHz. The actual ratio is $3.6 \\div 2.4 = 1.5$, or 50% more cycles."},{"text":"1.33×, so 33% more cycles per second.","correct":false,"explanation":"This is an approximation from comparing the difference with the faster value rather than the original value. Using the correct baseline, $3.6 \\div 2.4 = 1.5$, or 50% more."}]},{"id":"3922ca79-aaf8-4bda-a802-5c79d15936a9","cardType":"basic","points":1,"front":"Why may a faster clock speed not give the same percentage increase in real performance?","back":"The CPU may still wait for data from memory.","mcqOptions":[{"text":"The CPU may still wait for data from memory.","correct":true,"explanation":"A faster CPU can spend time waiting for comparatively slow memory to supply data. These memory delays limit the improvement in real-world performance."},{"text":"The CPU may still wait for the screen to increase resolution.","correct":false,"explanation":"Screen resolution is not the main limitation described here. Memory access can delay the CPU, so the correct answer is that it may wait for data from memory."},{"text":"The CPU may still have fewer clock cycles per second.","correct":false,"explanation":"A faster clock provides more cycles per second by definition. The smaller real-world gain occurs because the CPU may be waiting for data from memory."},{"text":"The CPU may still use less electrical power.","correct":false,"explanation":"Power use does not explain why performance fails to rise by the same percentage. The CPU can be held back when it waits for data from relatively slow memory."}]},{"id":"8b7109a7-f3f3-4e86-ae07-4306b30210de","cardType":"basic","points":2,"front":"Why is clock speed alone unreliable for comparing CPUs?","back":"Performance also depends on cache, cores, CPU design and program type.","mcqOptions":[{"text":"Performance also depends on cache, cores, CPU design and program type.","correct":true,"explanation":"Clock speed measures cycles per second, but cache, core count, CPU architecture and the workload also affect how much useful work is completed in each second."},{"text":"Performance depends only on the number of cores.","correct":false,"explanation":"Core count is important, but ignoring cache, CPU design and program type is the misconception. Performance also depends on cache, cores, CPU design and program type."},{"text":"Performance depends only on the amount of RAM installed.","correct":false,"explanation":"RAM capacity does not determine CPU performance by itself, and it is different from cache and processor architecture. Performance also depends on cache, cores, CPU design and program type."},{"text":"Performance is identical for CPUs with the same clock speed.","correct":false,"explanation":"Equal clock speeds do not guarantee equal performance because processors can differ in cache, cores, design and workload suitability. Performance also depends on cache, cores, CPU design and program type."}]},{"id":"c191e47a-747d-4ff4-a690-07f36e13d5c5","cardType":"cloze","points":null,"front":"Cache is [ ] inside or close to the CPU that stores [ ].","back":"Cache is very fast memory inside or close to the CPU that stores frequently used instructions and data.","mcqOptions":[{"text":"Cache is very fast memory inside or close to the CPU that stores frequently used instructions and data.","correct":true,"explanation":"Cache is much faster and closer to the CPU than RAM, so it keeps frequently needed instructions and data ready for rapid access."},{"text":"Cache is large permanent storage inside or close to the CPU that stores all programs and files.","correct":false,"explanation":"Confusing cache with long-term storage makes this tempting, but cache is temporary, very fast memory for frequently used instructions and data. It does not store every program and file."},{"text":"Cache is slow external memory inside or close to the CPU that stores recently deleted files.","correct":false,"explanation":"Cache is not slow external storage and does not preserve deleted files. It is very fast memory that stores frequently used instructions and data for quick CPU access."},{"text":"Cache is temporary control circuitry inside or close to the CPU that stores unused instructions and data.","correct":false,"explanation":"Cache is memory rather than control circuitry, and it holds frequently used material rather than unused material. Its purpose is to reduce the need for slower RAM accesses."}]},{"id":"e38e6925-0dc7-450b-8d7e-cb0164a6fb2d","cardType":"cloze","points":null,"front":"Finding needed data in cache is a [ ]; fetching it from RAM is a [ ].","back":"Finding needed data in cache is a cache hit; fetching it from RAM is a cache miss.","mcqOptions":[{"text":"Finding needed data in cache is a cache hit; fetching it from RAM is a cache miss.","correct":true,"explanation":"A cache hit occurs when the required item is already in cache. A cache miss occurs when it is absent and must be retrieved from slower RAM."},{"text":"Finding needed data in cache is a cache miss; fetching it from RAM is a cache hit.","correct":false,"explanation":"The terms have been reversed: finding the item in cache is a cache hit, while needing to fetch it from RAM is a cache miss."},{"text":"Finding needed data in cache is a RAM hit; fetching it from RAM is a RAM miss.","correct":false,"explanation":"The standard terms refer to the cache lookup, not RAM. A successful cache lookup is a cache hit; absence from cache, requiring RAM, is a cache miss."},{"text":"Finding needed data in cache is a cache access; fetching it from RAM is a cache transfer.","correct":false,"explanation":"These descriptions do not use the standard performance terms. The correct pair is cache hit for a successful lookup and cache miss when RAM must be accessed."}]},{"id":"4d9ccf54-2613-4910-8dbb-e23b61e112ce","cardType":"basic","points":2,"front":"Why does a larger cache often improve CPU performance?","back":"It stores more data near the CPU, causing fewer slow RAM accesses.","mcqOptions":[{"text":"It stores more data near the CPU, causing fewer slow RAM accesses.","correct":true,"explanation":"A larger cache can hold more frequently needed instructions and data close to the CPU, reducing the number of slower transfers from RAM."},{"text":"It stores more data in RAM, causing fewer CPU instructions.","correct":false,"explanation":"Increasing cache size does not increase RAM capacity or remove instructions from a program. It stores more data near the CPU, causing fewer slow RAM accesses."},{"text":"It increases the clock speed, causing faster instruction execution.","correct":false,"explanation":"Cache size and clock speed are separate processor characteristics. A larger cache improves performance mainly by causing fewer slow RAM accesses, not by raising clock speed."},{"text":"It stores fewer instructions near the CPU, causing more frequent RAM accesses.","correct":false,"explanation":"This reverses the effect of a larger cache. Holding more useful information nearby reduces, rather than increases, the need for slow RAM accesses."}]},{"id":"41873f20-10c5-4fa6-8837-17c12f59dbf4","cardType":"basic","points":1,"front":"When is a larger cache most helpful?","back":"When programs reuse the same data or instructions.","mcqOptions":[{"text":"When programs reuse the same data or instructions.","correct":true,"explanation":"Repeatedly needed data or instructions can remain in cache, allowing the CPU to access them quickly instead of repeatedly fetching them from slower RAM."},{"text":"When programs use completely random data each time.","correct":false,"explanation":"Random, non-repeating data is less likely to be found in cache, so a larger cache provides little extra benefit. It helps most when programs reuse the same data or instructions."},{"text":"When programs run only one instruction once.","correct":false,"explanation":"A single-use instruction cannot benefit much from being retained in cache. Larger caches are most helpful when programs repeatedly reuse the same data or instructions."},{"text":"When programs store files permanently in cache.","correct":false,"explanation":"Cache is not permanent file storage. Its performance advantage comes from keeping repeatedly used instructions and data nearby, not from storing files permanently."}]},{"id":"be35a2fa-a979-4aa5-a97f-a3f6a3b6309f","cardType":"basic","points":1,"front":"When might a larger cache give only a small performance benefit?","back":"When the task keeps needing new data not in cache.","mcqOptions":[{"text":"When the task keeps needing new data not in cache.","correct":true,"explanation":"If each request concerns new information, the larger cache cannot provide many cache hits. The CPU must continue fetching data from RAM, limiting the performance improvement."},{"text":"When the task repeatedly uses the same instructions in cache.","correct":false,"explanation":"Repeated cache use is exactly when a larger cache is most helpful, because it reduces RAM accesses. A small benefit occurs when the task keeps needing new data not in cache."},{"text":"When the task has many identical calculations.","correct":false,"explanation":"Repeated calculations may reuse instructions or data and therefore benefit from caching. The smaller benefit occurs when each task request needs new data not already in cache."},{"text":"When the task runs several instructions at once.","correct":false,"explanation":"Running instructions concurrently concerns parallel processing and core use, not whether requested data is found in cache. A larger cache helps least when new data is continually required."}]},{"id":"f7f24b39-3d44-4374-88ba-008a002df73f","cardType":"cloze","points":null,"front":"Parallel processing splits work so [ ] process different parts [ ].","back":"Parallel processing splits work so multiple cores process different parts at the same time.","mcqOptions":[{"text":"Parallel processing splits work so multiple cores process different parts at the same time.","correct":true,"explanation":"Parallel processing divides a suitable task into sections that can run concurrently, with multiple CPU cores handling different parts at the same time."},{"text":"Parallel processing splits work so one core processes different parts one after another.","correct":false,"explanation":"This describes sequential processing rather than parallel processing. Parallel processing uses multiple cores to handle different parts at the same time."},{"text":"Parallel processing splits work so multiple programs process different parts at different times.","correct":false,"explanation":"The key ideas have been changed: parallel processing uses multiple cores and runs suitable parts concurrently, rather than using different times for separate programs."},{"text":"Parallel processing splits work so the cache processes different parts before the CPU starts.","correct":false,"explanation":"Cache stores frequently used data and instructions but does not execute program parts. Parallel processing relies on multiple cores working on different parts at the same time."}]},{"id":"2c5512e0-27a7-47e8-81e7-5439b26add28","cardType":"basic","points":2,"front":"How can more CPU cores improve performance?","back":"They process different instruction streams at the same time.","mcqOptions":[{"text":"They process different instruction streams at the same time.","correct":true,"explanation":"Multiple cores can execute separate instruction streams concurrently, increasing throughput when the software and task can be divided into suitable independent parts."},{"text":"They process the same instruction stream at different times.","correct":false,"explanation":"This does not use the main advantage of multiple cores. More cores can improve performance by processing different instruction streams at the same time."},{"text":"They store different instruction streams permanently.","correct":false,"explanation":"Cores execute instructions rather than permanently storing them. Their performance benefit comes from processing different instruction streams at the same time."},{"text":"They process different files only when the CPU is idle.","correct":false,"explanation":"Core parallelism applies to instruction streams and does not require the CPU to be idle. More cores can process different instruction streams concurrently."}]},{"id":"f9e72a63-4b74-4420-8c54-135ca2efe874","cardType":"basic","points":1,"front":"What condition must be true for extra cores to speed up one task?","back":"The software must split work between cores.","mcqOptions":[{"text":"The software must split work between cores.","correct":true,"explanation":"Multiple cores can accelerate a single task only when its software divides the processing into instruction streams that different cores can execute at the same time."},{"text":"The processor must increase the clock speed of each core.","correct":false,"explanation":"Increasing clock speed makes each core execute instructions faster, but it does not allow extra cores to share one task. The software must divide the work into parallel instruction streams."},{"text":"The processor must store the whole task in cache.","correct":false,"explanation":"Storing instructions in cache reduces memory access time, but it does not distribute a task across multiple cores. The software must split the work between the cores."},{"text":"The software must send all instructions to one core.","correct":false,"explanation":"Running every instruction on one core prevents parallel processing, leaving the other cores unused. The software must divide the task so several cores can contribute."}]},{"id":"bd530c3e-8928-4ee3-9e19-433c15d249fb","cardType":"basic","points":2,"front":"Why can more cores help with multitasking?","back":"Different cores can run different programs or instruction streams simultaneously.","mcqOptions":[{"text":"Different cores can run different programs or instruction streams simultaneously.","correct":true,"explanation":"The operating system can assign different programs or instruction streams to separate cores, allowing several streams of processing to make progress at the same time."},{"text":"The cores combine to produce a single higher clock speed simultaneously.","correct":false,"explanation":"Core count does not multiply the clock speed of each core. Multitasking improves because separate cores can process different programs or instruction streams concurrently."},{"text":"Different cores can store different programs entirely in cache simultaneously.","correct":false,"explanation":"Cache may reduce the time spent retrieving frequently used data, but that is not why additional cores aid multitasking. Separate cores can execute different instruction streams concurrently."},{"text":"All cores can run the same single instruction stream simultaneously.","correct":false,"explanation":"All programs do not need to share one instruction stream, as that would restrict parallel processing. Multiple cores help by running different programs or streams at once."}]},{"id":"50866cf2-952c-4b44-b0a9-dff82d7e25c5","cardType":"basic","points":2,"front":"Why is a 4-core 3 GHz CPU not simply a 12 GHz CPU?","back":"Each core runs at about 3 GHz; extra cores help only shared work.","mcqOptions":[{"text":"Each core runs at about 3 GHz; extra cores help only shared work.","correct":true,"explanation":"Clock speed describes the approximate number of cycles completed by each individual core per second. Core frequencies are not added together because tasks may not divide evenly across them."},{"text":"Each core runs at about 12 GHz; extra cores help all work equally.","correct":false,"explanation":"Adding the four clock speeds is a common misconception because GHz measures each core’s cycling rate, not total processor speed. Each core remains around 3 GHz."},{"text":"Each core runs at about 0.75 GHz; extra cores divide the clock speed.","correct":false,"explanation":"Dividing 3 GHz by the number of cores incorrectly treats the stated frequency as shared between them. Each core runs at about 3 GHz, while parallelisable work may use several cores."},{"text":"One core runs at about 3 GHz; extra cores remain idle for all work.","correct":false,"explanation":"A processor’s core count does not mean only one core operates at the advertised frequency. Each core runs at about 3 GHz, though extra cores benefit only divisible work."}]},{"id":"3500ce0c-60a6-4e80-bbfd-49d2488074d0","cardType":"basic","points":2,"front":"Why can one weak CPU feature limit the benefit of another strong feature?","back":"It can become a bottleneck, limiting overall performance.","mcqOptions":[{"text":"It can become a bottleneck, limiting overall performance.","correct":true,"explanation":"Overall performance is constrained when one component cannot supply or process data quickly enough. Improving another feature then gives limited benefit because the weakest stage restricts throughput."},{"text":"It can become an accelerator, increasing overall performance.","correct":false,"explanation":"A strong feature cannot automatically compensate for every weaker component because processing depends on the whole system. The weak feature can become a bottleneck that restricts overall performance."},{"text":"It can become overclocked, limiting overall performance.","correct":false,"explanation":"Overclocking means operating hardware above its intended clock frequency, not one feature restricting another. A weak feature may instead form a bottleneck and limit total performance."},{"text":"It can become parallel processing, limiting overall performance.","correct":false,"explanation":"Parallel processing divides suitable work among multiple cores; it does not describe a weak feature restricting a stronger one. That limiting feature is a bottleneck."}]}]}],"examCountdown":{"examDate":"2027-05-10","paperLabel":"Paper 1"},"heading":"CPU performance","title":"CPU performance Flashcards","topbar":{"backHref":"/gcse/computer-science/ocr/flashcards"},"topicSidebar":"$L38"}]}],"topicId":"ea0a0716-af63-528a-88de-2460eb2ada7d","walled":"$L39"}],"$L3a","$L3b"]